



CHIP SELECTION

Multilayer capacitors (MLC) are categorized by dielectric performance with temperature, or "temperature coefficient", as these devices vary in behavior over temperature. The choice of component is thus largely determined by the temperature stability required of the device, i.e. type of dielectric, and the size necessary for a given capacitance and voltage rating. The following items are pertinent to chip selection:

DIELECTRIC TYPE

COG: Ultra stable Class I dielectric, with negligible dependence of electrical properties on temperature, voltage, frequency and time. Used in circuitry requiring very stable performance.

The military specification for ceramic chip capacitors (MIL-PRF-55681) also defines the Mid-K stable dielectric and is designated as "BX" characteristic. The BX specification has voltage temperature limits in addition to the standard temperature limits of X7R. The BX dielectric is limited to a $\pm 15\%$ maximum capacitance change from -55°C to 125°C , and to a $+15\%$ -25% maximum change with working voltage applied. In effect, the BX characteristic is similar to the X7R designation, with the added condition that the voltage coefficient and temperature coefficient combined do not exceed $+15\%$ / -25% change.

X7R: Stable Class II dielectric, with predictable change in properties with temperature, voltage, frequency and time. Used as blocking, de-coupling, bypassing and frequency discriminating elements. This dielectric is ferroelectric, and provides higher capacitance than Class I

Z5U/Y5V: General purpose Class III dielectrics with higher dielectric constant and greater variation of properties with temperature and test conditions. Very high capacitance per unit volume is attainable for general purpose applications where stability is not important.

CAPACITOR SIZE

Size selection is based primarily on capacitance value and voltage rating. Smaller units are generally less expensive; 0603 is the most economical size. Because mass affects the thermal shock behavior of chips, size selection must consider the soldering method used to attach the chip to the board. Sizes 1812 and smaller can be wave, vapor phase or reflow soldered. Larger units require reflow soldering.

TERMINATION MATERIAL

Nickel barrier termination, with exceptional solder leach resistance is recommended for all applications involving solder. Novacap offers two versions of the nickel barrier termination. The "N" termination is a nickel barrier with 100% matte tin for a lead free capacitor. The "Y" termination is a nickel barrier with 90/10 tin/lead for military applications. Silver palladium termination is required for epoxy attachment, also for solder reflow below 230°C . Silver termination, which is most ductile, yet leaches readily in solder, is often preferred for units to be leaded, to minimize thermal cycle stresses.

PACKAGING

Units are available in bulk, reeled or in waffle pack. Bar coding is standard for bulk and reeled packaging.

ATTACHMENT METHODS

Bonding of capacitors to substrates can be categorized into two methods, those involving solder, which are prevalent, and those using other materials, such as epoxies and thermo-compression or ultrasonic bonding with wire.

SOLDERING

Soldering methods commonly used in the industry and recommended are Reflow Soldering, Wave Soldering, and to a lesser extent, Vapor Phase Soldering. All these methods involve thermal cycling of the components and therefore the rate of heating and cooling must be controlled to preclude thermal shocking of the devices. In general, rates which do not exceed 120°C per minute and a ΔT spike of 100°C maximum for any soldering process on sizes 1812 and smaller is advisable. Other precautions include post soldering handling, primarily avoidance of rapid cooling with contact with heat sinks, such as conveyors or cleaning solutions.

Large chips are more prone to thermal shock as their greater bulk will result in sharper thermal gradients within the device during thermal cycling. Units larger than 1812 experience excessive stress if processed through the fast cycles typical of solder wave or vapor phase operations. Solder reflow is most applicable to the larger chips as the rates of heating and cooling can be slowed within safe limits. In general, rates that do not exceed 60°C per minute and a ΔT spike of 50°C maximum for any soldering process on sizes larger than 1812 is advisable.


Attachment using a soldering iron requires extra care, particularly with large components, as thermal gradients are not easily controlled and may cause cracking of the chip. Precautions include preheating of the assembly to within 100°C of the solder flow temperature, the use of a fine tip iron which does not exceed 30 watts, and limitation of contact of the iron to the circuit pad areas only.

BONDING

Hybrid assembly using conductive epoxy or wire bonding requires the use of silver palladium or gold terminations. Nickel barrier termination is not practical in these applications, as intermetallics will form between the dissimilar metals. The ESR will increase over time and may eventually break contact when exposed to temperature cycling

CLEANING

Chip capacitors can withstand common agents such as water, alcohol and degreaser solvents used for cleaning boards. Ascertain that no flux residues are left on the chip surfaces as these diminish electrical performance.




BOARD DESIGN CONSIDERATIONS

The amount of solder applied to the chip capacitor will influence the reliability of the device. Excessive solder can create thermal and tensile stresses on the component which could lead to fracturing of the chip or the solder joint itself. Insufficient or uneven solder application can result in weak bonds, rotation of the device off line or lifting of one terminal off the pad (tombstoning).

The volume of solder is process and board pad size dependent. WAVE SOLDERING exposes the devices to a large solder volume, hence the pad size area must be restricted to accept an amount of solder which is not detrimental to the chip size utilized. Typically the pad width is 66% of the component width, and the length is .030" (.760 mm) longer than the termination band on the chip. An 0805 chip which is .050" wide and has a .020" termination band therefore requires a pad .033" wide by .050" in length. Opposing pads should be identical in size to preclude uneven solder fillets and mismatched surface tension forces which can misalign the device. It is preferred that the pad layout results in alignment of the long axis of the chips at right angles to the solder wave, to promote even wetting of all terminals. Orientation of components in line with the board travel direction may require dual waves with solder turbulence to preclude cold solder joints on the trailing terminals of the devices, as these are blocked from full exposure to the solder by the body of the capacitor.

Restrictions in chip alignment do not apply to SOLDER REFLOW or VAPOR PHASE processes, where the solder volume is controlled by the solder paste deposition on the circuit pads. NOVACAP has adopted the IPC-SM-782 methodology for solder reflow land patterns. The NOVACAP recommended solder pads brochure is available for reference on the NOVACAP Website.

There are practical limitations on capacitor sizes that prohibit reliable direct mounting of chip capacitors larger than 2225 to a substrate. Without mechanical restriction, thermally induced stresses are released once the capacitor attains a steady state condition, at any given temperature. Capacitors bonded to substrates, however, will retain some stress, due primarily to the mismatch of expansion of the component to the substrate; the residual stress on the chip is also influenced by the ductility and hence the ability of the bonding medium to relieve the stress. Unfortunately, the thermal expansions of chip capacitors differ significantly from those of substrate materials. At 25°C to 300°C, capacitors typically range in expansion coefficient from 8.3×10^{-6} to 12.2×10^{-6} in/in/°C, while 99% Alumina is approximately 6.0×10^{-6} in/in/°C and P.C. board is typically 16.0×10^{-6} in/in/°C.



NOVACAP publishes a Technical Brochure which provides detailed information on the properties of ceramic chip capacitors, dielectric behavior, product classifications, test and quality standards, and other information relevant to their use. The NOVACAP Technical Brochure is available upon request. For quick reference see the Brochure on the NOVACAP Website at www.novacap.com.

RECOMMENDATIONS

Preheat/Cooling rates not to exceed 120°C/minute with ΔT spikes to max temperature not to exceed 100°C for 1812 size and smaller.

Preheat/Cooling rates not to exceed 60°C /minute for over 1812 size .